tags:

views:

171

answers:

1
Q: 

TAP (Test Anything Protocol) module for Verilog or SystemVerilog

Is there a TAP (Test Anything Protocol) implementation for Verilog? It would be nice because then I could use prove to check my results automatically.

Update: 10/9/09: It was asked why not use assertions. Partly TAP gives me some good reporting such as number of files and number of tests. It also can be used with smolder for reporting of progress over time.

10/12/09: I'm looking for a minimal implentation with number of tests at the beginning and end and the ok, diag and fail functions. is() would really nice, but not necessary.

+1  A: 

I don't think there is a native TAP implementation for verilog. I would say that the whole point to using TAP is that adding a TAp generator is relatively straightforward. If you plan to do a lot of work in verilog, you may want to write your own.

That said, have you looked at veripool? You may be able to use Verilog::Parser as a bridge to generate TAP output you could consume with TAP::Parser & Test::Harness

DaveParillo  2009-10-14 04:17:43
I don't need to parse the Verilog. I'm thinking of something to handle (multiple modules generating) pass/fail reports, some formatting and counts. Then a call at the end to print the summary.
Brian Carlton  2009-10-14 14:49:28
So you're looking for a TAP consumer written in Verilog?
DaveParillo  2009-10-14 15:09:09
A TAP generator.
Brian Carlton  2009-10-15 01:00:01

related questions

Tool for drawing timing diagrams
finding all dependencies in a verilog compile
compute results and mux or not
VERILOG : Can we have an array of custom modules ??
Why is XST optimizing away my registers and how do I stop it?
Random number generation on Spartan-3E
task in verilog
Exporting tasks to 'C using DPI
FPGA based RTL evaluation
verilog or systemc for testbench
Is there a Perl tutorial for Verilog engineers?
$readmemh $writememh related resources
How would you implement this digital logic in Verilog or VHDL?
Finding the next in round-robin scheduling by bit twiddling
Can dynamically pluggable modules be done in VHDL?
Microcontroller + Verilog/VHDL simulator?
What are the best practices for Hardware Description Languages (Verilog, VHDL etc.)
How do I convert a number to two's complement in verilog?
Where should I begin with HDLs?
Whats the BEST way to setup a library to support links into precompiled Software for multiple platforms, compilation options.
How to write a linter?
Passing hierarchy into a Verilog module
Efficient synthesis of a 4-to-1 function in Verilog
Verilog automatic task