I'm using a PowerPC 750 and have just started experimenting with the external interrupt.
I have an interrupt-driven mini program that works fine provided the data cache is off. If I turn the cache on then the PowerPC crashes on the first access to a memory-mapped peripheral after the external interrupt has fired.
This surprises me because:
My understanding is that when the exception handler is called the processor's addressing is in 'real mode' and that, as all my addresses are the same in real and in translated mode, accesses should work normally.
The peripheral is in space marked as non-cached in a DBAT
Is there something you have to do with the cache / addressing after an external exception that I've missed?