views:

2976

answers:

14

I have two threads, one updating an int and one reading it. This value is a statistic where the order of the read and write is irrelevant.

My question is, do I need to synchronize access to this multi-byte value anyway? Or, put another way, can part of the write be complete and get interrupted, and then the read happen.

For example, think of

value = ox0000FFFF increment value to 0x00010000

Is there a time where the value looks like 0x0001FFFF that I should be worried about? Certainly the larger the type, the more possible something like this is

I've always synchronized these types of accesses, but was curious what the community thought.

A: 

No, they aren't (or at least you can't assume they are). Having said that, there are some tricks to do this atomically, but they typically aren't portable (see Compare-and-swap).

Leon Timmermans
+1  A: 

Yes, you need to synchronize accesses. In C++0x it will be a data race, and undefined behaviour. With POSIX threads it's already undefined behaviour.

In practice, you might get bad values if the data type is larger than the native word size. Also, another thread might never see the value written due to optimizations moving the read and/or write.

Anthony Williams
A: 

C++ does not currently specify any threading behaviour.

On some compilers the int may not be aligned to an appropriately size boundary. Therefore two bus access may be necessary to read or write the value, and may not be atomic. Even if access is atomic, incrementing for instance will usually be two operations and there is no guarantee that threads will see updated values in a timely fashion.

Adding a volatile modifier should make it atomic, but again this is not actually defined. For high performance, operations using atomic compare-and-swap and/or get-and-set should be considered as an alternatice to synchronisation.

Tom Hawtin - tackline
"Adding a volatile modifier should make it atomic" - no way this can be true in c++. sorry.
Jacek Ławrynowicz
+2  A: 

You must synchronize, but on certain architectures there are efficient ways to do it.

Best is to use subroutines (perhaps masked behind macros) so that you can conditionally replace implementations with platform-specific ones.

The Linux kernel already has some of this code.

Jason Cohen
+5  A: 

IF you're reading/writing 4-byte value AND it is DWORD-aligned in memory AND you're running on the I32 architecture, THEN reads and writes are atomic.

gabr
+11  A: 

Boy, what a question. The answer to which is:

Yes, no, hmmm, well, it depends

It all comes down to the architecture of the system. On an IA32 a correctly aligned address will be an atomic operation. Unaligned writes might be atomic, it depends on the caching system in use. If the memory lies within a single L1 cache line then it is atomic, otherwise it's not. The width of the bus between the CPU and RAM can affect the atomic nature: a corectly aligned 16bit write on an 8086 was atomic whereas the same write on an 8088 wasn't because the 8088 only had an 8 bit bus whereas the 8086 had a 16 bit bus.

Also, if you're using C/C++ don't forget to mark the shared value as volatile, otherwise the optimiser will think the variable is never updated in one of your threads.

Skizz

Skizz
A: 

I agree with many and especially Jason. On windows, one would likely use InterlockedAdd and its friends.

kenny
+17  A: 

At first one might think that reads and writes of the native machine size are atomic but there are a number of issues to deal with including cache coherency between processors/cores. Use atomic operations like Interlocked* on Windows and the equivalent on Linux. C++0x will have an "atomic" template to wrap these in a nice and cross-platform interface. For now if you are using a platform abstraction layer it may provide these functions. ACE does, see the class template ACE_Atomic_Op.

Adam Mitz
A: 

To echo what everyone said upstairs, the language pre-C++0x cannot guarantee anything about shared memory access from multiple threads. Any guarantees would be up to the compiler.

MSN

A: 

Asside from the cache issue mentioned above...

If you port the code to a processor with a smaller register size it will not be atomic anymore.

IMO, threading issues are too thorny to risk it.

JeffV
+1  A: 

On Windows, Interlocked*Exchange*Add is guaranteed to be atomic.

Andrew Stein
A: 

The only portable way is to use the sig_atomic_t type defined in signal.h header for your compiler. In most C and C++ implementations, that is an int. Then declare your variable as "volatile sig_atomic_t."

Edward Howorka
volatile doesn't do what you think it does http://stackoverflow.com/questions/2484980/why-is-volatile-not-considered-useful-in-multithreaded-c-or-c-programming
Sam Miller
A: 

Lets take this example

int x;
x++;
x=x+5;

The first statement is assumed to be atomic because it translates to a single INC assembly directive that takes a single CPU cycle. However, the second assignment requires several operations so it's clearly not an atomic operation.

Another e.g,

x=5;

Again, you have to disassemble the code to see what exactly happens here.

siddhusingh
But the compiler could optimize it into `x+=6`.
tc.
A: 

tc, I think the moment you use a constant ( like 6) , the instruction wouldn't be completed in one machine cycle. Try to see the instruction set of x+=6 as compared to x++

siddhusingh