tags:

views:

96

answers:

0
Q: 

clearmake target dependent macro definition

Hi,

I want to change a macro value defined inside macro.mk from my Makefile based on some target. I am using clearmake as my build system.

e.g. I have a macro MYMACRO defined inside macro.mk. Now, what I need is that following command

clearmake target1 this should set macro MYMACRO to CPPFLAGS_TARGET1 and clearmake target2 should be able to set macro MYMACRO to CPPFLAGS_TARGET2

So that targetX gets build using its own CPPFLAGS_TARGETX.

Appreciate any help.

related questions

Need a makefile dependency rule that can handle missing files
How to do Makefile dependencies for python code.
How to generate a Makefile with source in sub-directories using just one makefile.
Makefile problem with conditional used in define used in commands part of a rule
How to make a failing $(shell) command interrupt Make
Resources for learning GNUMake?
No rule to make target consoleio.c
GCC with Visual Studio?
Make: $(wildcard) holding a directory open
Good way to do a "switch" in a Makefile
Makefile If-Then Else and Loops
Modern equivalent of javadeps?
makefiles - compile all c files at once
Any clever way to launch a makefile in Visual Studio only if build succeeded?
how to check if a directory exists in a makefile
gcc dependency generation for a different output directory
How can you generate a Makefile from an Xcode project?
crti.o file missing
Pause a DOS Console/GNU Makefile if an error occurs
Why does Imake interpret certain words in a Imakefile to numerical values?
makefiles CFLAGS
How can I efficiently build different versions of a component with one Makefile
Tool for debugging makefiles
Simplest way to reverse the order of strings in a make variable
Using Makefile instead of Solution/Project files under Visual Studio (2005)