tags:

views:

553

answers:

1
Q: 

How to implement data structures like stack/queue in VHDL?

How can I simulate the behavior of a stack or a queue in VHDL? Any pointers?

I had thought of using some thing like logical shift operation of bits but how to check the constraints of stack being empty or the case of stack overflow?

A: 

You can start by reading Peter Ashenden book "The Designer's Guide to VHDL". On chapter 19 he implements a Queuing Network and he goes at length to explain how to implement queues on VHDL. You can get the VHDL files for that book at: http://www.csee.umbc.edu/help/VHDL/ashenden/ch_19/

Mauricio  2009-04-15 05:00:12

related questions

VHDL How to add a std_logic_vector with a std_logic singal together ?
How to share register and bit field definitions between a device driver and the FPGA it controls
VHDL: how to set a value on an inout port?
compute results and mux or not
Flip-Flop triggered on the edge of two signals
Program for drawing VHDL block diagrams?
Hidden Features of VHDL
Can you recommend a website for vhdl source codes?
Why can't I increment this `std_logic_vector`
Can anyone recommend a good resource for learning VHDL?
problem adding STD_LOGIC_VECTORs
VHDL port mapping problem
Counter's output showing ASCII charcters
"Dead code" in Xilinx
How would you implement this digital logic in Verilog or VHDL?
Finding the next in round-robin scheduling by bit twiddling
Good sites/blogs for FPGA development projects
Can dynamically pluggable modules be done in VHDL?
Microcontroller + Verilog/VHDL simulator?
How do I make Quartus II compile faster
What are the best practices for Hardware Description Languages (Verilog, VHDL etc.)
Configurable processor implemented on FPGA board
Concatenating bits in VHDL
Where should I begin with HDLs?