tags:

views:

63

answers:

0
Q: 

ERROR:Simulator:222 in Xillinx ISE for Verilog

Hi,

I came upon an error after the syntax check is SUCCESSFUL, ie. there is no error.

However, I came upon an error during the simulation. The error does not make any sense at all. Please advise. What can be done?

Thank you.

ERROR:Simulator:222 - Generated C++ compilation was unsuccessful Codegen failed for module "t_MUX_device"

related questions

TAP (Test Anything Protocol) module for Verilog or SystemVerilog
Tool for drawing timing diagrams
finding all dependencies in a verilog compile
compute results and mux or not
VERILOG : Can we have an array of custom modules ??
Why is XST optimizing away my registers and how do I stop it?
Random number generation on Spartan-3E
task in verilog
Exporting tasks to 'C using DPI
FPGA based RTL evaluation
verilog or systemc for testbench
Is there a Perl tutorial for Verilog engineers?
$readmemh $writememh related resources
How would you implement this digital logic in Verilog or VHDL?
Finding the next in round-robin scheduling by bit twiddling
Can dynamically pluggable modules be done in VHDL?
Microcontroller + Verilog/VHDL simulator?
What are the best practices for Hardware Description Languages (Verilog, VHDL etc.)
How do I convert a number to two's complement in verilog?
Where should I begin with HDLs?
Whats the BEST way to setup a library to support links into precompiled Software for multiple platforms, compilation options.
How to write a linter?
Passing hierarchy into a Verilog module
Efficient synthesis of a 4-to-1 function in Verilog
Verilog automatic task